FPGA design of the fast decoder for burst errors correction; Journal of Physics: Conference Series; Vol. 803 : Information Technologies in Business and Industry (ITBI2016)

Dettagli Bibliografici
Parent link:Journal of Physics: Conference Series
Vol. 803 : Information Technologies in Business and Industry (ITBI2016).— 2017.— [012105, 6 p.]
Ente Autore: Национальный исследовательский Томский политехнический университет (ТПУ) Институт кибернетики (ИК)
Altri autori: Mytsko E. A. Evgeniy Aleksandrovich, Malchukov A. N. Andrey Nikolaevich, Zoev I. V. Ivan Vladimirovich, Ryzhova S. E. Svetlana Evgenievna, Kim V. L. Valery Lvovich
Riassunto:Title screen
The paper is about FPGA design of the fast single stage decoder for correcting burst errors during data transmission. The decoder allows correcting burst errors with 3 bits for a 15 bit codeword and a 7 bit check unit. The description of a generator polynomial search algorithm for building error-correcting codes was represented. The module structure of the decoder was designed for FPGA implementation. There are modules, such as remainder, check_pattern, decoder2, implemented by asynchronous combinational circuits without memory elements, and they process each codeword shift in parallel. Proposed implementation allows getting high performance about ~20 ns.
Lingua:inglese
Pubblicazione: 2017
Soggetti:
Accesso online:http://dx.doi.org/10.1088/1742-6596/803/1/012105
http://earchive.tpu.ru/handle/11683/38166
Natura: MixedMaterials Elettronico Capitolo di libro
KOHA link:https://koha.lib.tpu.ru/cgi-bin/koha/opac-detail.pl?biblionumber=654377

MARC

LEADER 00000nla2a2200000 4500
001 654377
005 20240123134226.0
035 |a (RuTPU)RU\TPU\network\19971 
035 |a RU\TPU\network\19967 
090 |a 654377 
100 |a 20170425a2017 k y0engy50 ba 
101 0 |a eng 
105 |a y z 100zy 
135 |a drcn ---uucaa 
181 0 |a i  
182 0 |a b 
200 1 |a FPGA design of the fast decoder for burst errors correction  |f E. A. Mytsko [et al.] 
203 |a Text  |c electronic 
300 |a Title screen 
320 |a [References: 20 tit.] 
330 |a The paper is about FPGA design of the fast single stage decoder for correcting burst errors during data transmission. The decoder allows correcting burst errors with 3 bits for a 15 bit codeword and a 7 bit check unit. The description of a generator polynomial search algorithm for building error-correcting codes was represented. The module structure of the decoder was designed for FPGA implementation. There are modules, such as remainder, check_pattern, decoder2, implemented by asynchronous combinational circuits without memory elements, and they process each codeword shift in parallel. Proposed implementation allows getting high performance about ~20 ns. 
461 0 |0 (RuTPU)RU\TPU\network\3526  |t Journal of Physics: Conference Series 
463 0 |0 (RuTPU)RU\TPU\network\19875  |t Vol. 803 : Information Technologies in Business and Industry (ITBI2016)  |o International Conference, 21–26 September 2016, Tomsk, Russian Federation  |o [proceedings]  |f National Research Tomsk Polytechnic University (TPU) ; eds. N. V. Martyushev ; V. S. Avramchuk ; V. A. Faerman  |v [012105, 6 p.]  |d 2017 
610 1 |a электронный ресурс 
610 1 |a труды учёных ТПУ 
610 1 |a дизайн 
610 1 |a декодеры 
610 1 |a коррекция 
610 1 |a ошибки 
610 1 |a передача данных 
610 1 |a полиномы 
610 1 |a ПЛИС 
610 1 |a производительность 
701 1 |a Mytsko  |b E. A.  |c specialist in the field of informatics and computer technology  |c Programmer of Tomsk Polytechnic University  |f 1991-  |g Evgeniy Aleksandrovich  |3 (RuTPU)RU\TPU\pers\33691  |9 17322 
701 1 |a Malchukov  |b A. N.  |c specialist in the field of informatics and computer technology  |c Associate Professor of Tomsk Polytechnic University, Candidate of technical sciences  |f 1982-  |g Andrey Nikolaevich  |3 (RuTPU)RU\TPU\pers\32409  |9 16360 
701 1 |a Zoev  |b I. V.  |c Specialist in the field of informatics and computer technology  |c Programmer of Tomsk Polytechnic University  |f 1993-  |g Ivan Vladimirovich  |3 (RuTPU)RU\TPU\pers\38250 
701 1 |a Ryzhova  |b S. E.  |c Specialist in the field of informatics and computer technology  |c Programmer of Tomsk Polytechnic University  |f 1999-  |g Svetlana Evgenievna  |3 (RuTPU)RU\TPU\pers\38437 
701 1 |a Kim  |b V. L.  |c specialist in the field of Informatics and computer engineering  |c Professor of Tomsk Polytechnic University, doctor of technical Sciences  |f 1950-  |g Valery Lvovich  |3 (RuTPU)RU\TPU\pers\34851  |9 18187 
712 0 2 |a Национальный исследовательский Томский политехнический университет (ТПУ)  |b Институт кибернетики (ИК)  |3 (RuTPU)RU\TPU\col\18397 
801 2 |a RU  |b 63413507  |c 20170428  |g RCR 
856 4 |u http://dx.doi.org/10.1088/1742-6596/803/1/012105 
856 4 |u http://earchive.tpu.ru/handle/11683/38166 
942 |c CF