Finding False Paths in Sequential Circuits; Russian Physics Journal; Vol. 60, iss. 10
| Parent link: | Russian Physics Journal Vol. 60, iss. 10.— 2018.— [P. 1837-1844] |
|---|---|
| Співавтор: | |
| Інші автори: | , , , , |
| Резюме: | Title screen Method of finding false paths in sequential circuits is developed. In contrast with heuristic approaches currently used abroad, the precise method based on applying operations on Reduced Ordered Binary Decision Diagrams (ROBDDs) extracted from the combinational part of a sequential controlling logic circuit is suggested. The method allows finding false paths when transfer sequence length is not more than the given value and obviates the necessity of investigation of combinational circuit equivalents of the given lengths. The possibilities of using of the developed method for more complicated circuits are discussed. Режим доступа: по договору с организацией-держателем ресурса |
| Мова: | Англійська |
| Опубліковано: |
2018
|
| Предмети: | |
| Онлайн доступ: | https://doi.org/10.1007/s11182-018-1290-0 |
| Формат: | Електронний ресурс Частина з книги |
| KOHA link: | https://koha.lib.tpu.ru/cgi-bin/koha/opac-detail.pl?biblionumber=667246 |
MARC
| LEADER | 00000naa0a2200000 4500 | ||
|---|---|---|---|
| 001 | 667246 | ||
| 005 | 20250307140905.0 | ||
| 035 | |a (RuTPU)RU\TPU\network\38451 | ||
| 090 | |a 667246 | ||
| 100 | |a 20220310d2018 k||y0rusy50 ba | ||
| 101 | 0 | |a eng | |
| 135 | |a drcn ---uucaa | ||
| 181 | 0 | |a i | |
| 182 | 0 | |a b | |
| 200 | 1 | |a Finding False Paths in Sequential Circuits |f A. Yu. Matrosova, V. V. Andreeva, S. V. Chernyshov [et al.] | |
| 203 | |a Text |c electronic | ||
| 300 | |a Title screen | ||
| 320 | |a [References: 7 tit.] | ||
| 330 | |a Method of finding false paths in sequential circuits is developed. In contrast with heuristic approaches currently used abroad, the precise method based on applying operations on Reduced Ordered Binary Decision Diagrams (ROBDDs) extracted from the combinational part of a sequential controlling logic circuit is suggested. The method allows finding false paths when transfer sequence length is not more than the given value and obviates the necessity of investigation of combinational circuit equivalents of the given lengths. The possibilities of using of the developed method for more complicated circuits are discussed. | ||
| 333 | |a Режим доступа: по договору с организацией-держателем ресурса | ||
| 461 | |t Russian Physics Journal | ||
| 463 | |t Vol. 60, iss. 10 |v [P. 1837-1844] |d 2018 | ||
| 610 | 1 | |a электронный ресурс | |
| 610 | 1 | |a труды учёных ТПУ | |
| 610 | 1 | |a sequential circuit | |
| 610 | 1 | |a reduced ordered binary decision diagram (ROBDD) | |
| 610 | 1 | |a false path | |
| 610 | 1 | |a equivalent normal form | |
| 610 | 1 | |a path delay fault | |
| 701 | 1 | |a Matrosova |b A. Yu. |g Anzhela Yurjevn | |
| 701 | 1 | |a Andreeva |b V. V. |g Valentina Valerjevna | |
| 701 | 1 | |a Chernyshov |b S. V. |g Semen Vladimirovich | |
| 701 | 1 | |a Rozhkova |b S. V. |c mathematician |c Professor of Tomsk Polytechnic University, Doctor of Physical and Mathematical Sciences |f 1971- |g Svetlana Vladimirovna |3 (RuTPU)RU\TPU\pers\34139 |9 17679 | |
| 701 | 1 | |a Kudin |b D. V. |g Dmitry Valerjevich | |
| 712 | 0 | 2 | |a Национальный исследовательский Томский политехнический университет |b Школа базовой инженерной подготовки |b Отделение математики и информатики |3 (RuTPU)RU\TPU\col\23555 |
| 801 | 2 | |a RU |b 63413507 |c 20220310 |g RCR | |
| 856 | 4 | |u https://doi.org/10.1007/s11182-018-1290-0 | |
| 942 | |c CF | ||