Text this: On using ABC for deriving distinguishing sequences for Verilog-descriptions