Text this: Organization of the multiport memory and communication interface using the FPGA