Design of a cost effective real-time vehicle detector system architecture

書誌詳細
Parent link:Modern Techniques and Technoloqies MTT' 2005.— 2005.— P. 49-51
第一著者: Moon H. S.
その他の著者: Alkhimov Yu. V. Yuri Vasilyevich, Kim Y. D.
要約:Vehicle detector system based on image processing technology is a significant domain of ITS (Intelligent Transportation System) Applications. Because it has advantages of low installation cost and does not obstruct traffic during the installation of vehicle detection systems on the road. In this paper, we propose architecture for vehicle detection by using image processing. The architecture consists of two main parts: image processing part, using high speed FPGA: decision and calculation part, using CPU. The CPU part takes charge of total system control and synthetic decision of vehicle detection. The part of FPGA takes charge of input and output image using video encoder and decoder, image classification and image memory control
言語:英語
出版事項: 2005
主題:
フォーマット: 図書の章
KOHA link:https://koha.lib.tpu.ru/cgi-bin/koha/opac-detail.pl?biblionumber=218219

MARC

LEADER 00000n a2a2200000 4500
001 218219
005 20231031194832.0
035 |a (RuTPU)RU\TPU\book\238232 
035 |a RU\TPU\tpu\20610 
090 |a 218219 
100 |a 20120617d2005 k y0engy50 ba 
101 0 |a eng 
102 |a RU 
200 1 |a Design of a cost effective real-time vehicle detector system architecture  |f H. S. Moon, Yu. V. Alkhimov, Y. D. Kim 
320 |a References: p. 51 (8 tit.) 
330 |a Vehicle detector system based on image processing technology is a significant domain of ITS (Intelligent Transportation System) Applications. Because it has advantages of low installation cost and does not obstruct traffic during the installation of vehicle detection systems on the road. In this paper, we propose architecture for vehicle detection by using image processing. The architecture consists of two main parts: image processing part, using high speed FPGA: decision and calculation part, using CPU. The CPU part takes charge of total system control and synthetic decision of vehicle detection. The part of FPGA takes charge of input and output image using video encoder and decoder, image classification and image memory control 
463 0 |0 (RuTPU)RU\TPU\book\143496  |y 0-7803-7669-2  |t Modern Techniques and Technoloqies MTT' 2005  |o proceedings of the 11th International Scientific and Practical Conference of Students, Post-graduates and Young Scientists, Tomsk, March 29 - April 2, 2005  |f Tomsk Polytechnic University  |v P. 49-51  |d 2005  |p 220 p. 
610 1 |a труды учёных ТПУ 
700 1 |a Moon  |b H. S. 
701 1 |a Alkhimov  |b Yu. V.  |c Specialist in Non-Destructive Testing  |c Associate Professor of Tomsk Polytechnic University, Candidate of Technical Sciences  |f 1958-  |g Yuri Vasilyevich  |2 stltpush  |3 (RuTPU)RU\TPU\pers\29160  |4 070 
701 1 |a Kim  |b Y. D. 
801 1 |a RU  |b 63413507  |c 20120131 
801 2 |a RU  |b 63413507  |c 20141024  |g RCR 
942 |c BK